

## TITLE OF THE INVENTION

## SEMICONDUCTOR DEVICE AND PROCESS FOR PRODUCING THE SAME

## BACKGROUND OF THE INVENTION

## 5 Field of the Invention

The present invention relates to a semiconductor device, and a manufacturing method thereof. More particularly, it relates to a semiconductor device having a MISFET in which an insulating film having a higher dielectric constant than that of a conventional silicon dioxide film is used as a gate insulating film, and a manufacturing method thereof.

## Description of the Related Art

The technical development in a semiconductor device has been pursued from three viewpoints of an increase in integration, a reduction in electric power consumption, and an increase in speed. Out of these, the reduction in electric power consumption and the increase in speed in the MISFET are the mutually contradictory challenges. For achieving the compatibility therebetween, the reduction in thickness of a gate insulating film exceeding the trend in the prior art has been required. On the other hand, a silicon dioxide film which has been used as a gate insulating film in the prior art has advantages in that it is excellent in interface characteristics with a silicon substrate, and in that it has a large band gap as an insulating film. However, it has a dielectric constant

of 3.8 to 3.9. Thus, the film thickness is required to be set at around 3 nm even for meeting the current requirements on the device performances. The film thickness of the insulating film is determined by a necessary channel induced charge amount.

- 5 The channel induced charge amount  $Q_c$  is expressed as the following equation:

$$Q_c = V \cdot \epsilon_0 \cdot \epsilon / t \quad (\text{q/cm}^2)$$

where  $t$  denotes the gate insulating film thickness,  $\epsilon$  denotes the dielectric constant,  $\epsilon_0$  denotes the dielectric constant of vacuum, and  $V$  denotes the voltage applied to the gate insulating film. If the insulating film is reduced in film thickness down to 3 nm or less, there is observed a current (direct tunnel current) which flows by directly tunneling in the insulating film between a gate electrode and the silicon substrate. This current is very large. For this reason, it is considered difficult to reduce the film thickness more than now with the silicon dioxide film.

- For avoiding this problem, the use of an insulating film having a large dielectric constant  $\epsilon$  is effective. The reason 20 for this is that the  $Q_c$  is proportional to  $\epsilon$ , and inversely proportional to the film thickness  $t$  as apparent from the equation shown above. As the insulating film having a large dielectric constant  $\epsilon$ , there is known an oxide film of titanium, tantalum, hafnium, zirconium, aluminium, lanthanum, strontium, 25 selenium, or the like. For example, in the paper issued to B.

TOP SECRET//COMINT

He et al., (1998 International Electron Device Meeting Technical Digest, p.p. 1038 - 1040), there is described the characteristic of a MIS (metal insulator silicon) structure using a titanium oxide film. There is also described that even an insulating film with a film thickness of 1.1 nm (EOT; Equivalent Oxide Thickness) in terms of the dielectric constant of a silicon dioxide film can also inhibit the direct tunnel current.

Further, in JP-A No. Hei 11-3990, there is described as  
10 follows. When a high dielectric constant material is used as  
a gate insulating film, an increase in gate electric field  
increases the current leakage, and thereby deteriorates the  
element characteristics. Further, the overlap between the  
gate electric field and the drain electric field causes the  
short channel effect. For avoiding the foregoing problems,  
15 there is disclosed the following semiconductor device. In this  
semiconductor device, a gate insulating film is formed with  
a shorter length in the gate length direction than that of a  
gate electrode. A space or a dielectric having a lower  
dielectric constant than that of the gate insulating film is  
provided laterally in the gate length direction of the gate  
20 insulating film, and in the region, which is sandwiched between  
the gate electrode and a semiconductor substrate, and in which  
at least the gate electrode and a diffusion layer overlap on  
each other as seen from the top.

As described in the paper to B. He et al., when an insulating film having a high dielectric constant such as a titanium oxide film is used, even if the EOT is reduced to 1 nm or less, the physical film thickness of the insulating film  
5 is sufficiently large. Therefore, it is possible to inhibit the direct tunnel current. However, this technology has given no consideration to the following fact. Namely, the insulating film having a high dielectric constant is a metal oxide of titanium, tantalum, or the like. Accordingly, incorporation  
10 of such a metal into the silicon substrate causes an increase in junction leakage, and the like. In a conventional MISFET formation process, in general, the gate insulating film is left at the time of gate electrode processing, and source and drain regions are formed with an ion implantation method by using  
15 this film as a through film for ion implantation. However, if metallic elements are contained in the gate insulating film at this step, it is unavoidable that the metallic elements are introduced into the silicon substrate due to the knock-on effect.

20 Further, the paper of (IEEE Transaction on Electron Devices, volume 46, Number 7, July 1999, PP. 1537 to 1544) to B. Cheng., et al., indicates as follows. Namely, when a high dielectric constant insulating film is used as a gate insulating film, the device performances are reduced by the  
25 fringe effect due to an increase in the capacitance (fringe

capacitance) between the gate edge and the source / drain.

Still further, the foregoing prior art described in JP-A No. Hei 11-3990 has given no consideration to the following fact.

Namely, in the region in which the gate electrode and the diffusion layer overlap on each other as seen from the top, a space or a dielectric having a lower dielectric constant than that of a gate insulating film is present. Further, no gate insulating film is disposed on top of the diffusion layer.

Therefore, it is difficult to achieve a higher speed.

10  
SUMMARY OF THE INVENTION

A first object of the present invention is to provide a semiconductor device in which an insulating film having a higher dielectric constant than that of a silicon dioxide is used as a gate insulating film, and which operates at a high speed, and is excellent in short channel characteristics, and driving current, and in which the amount of metallic elements introduced into a silicon substrate is small.

15  
A second object of the present invention is to provide a method for manufacturing a semiconductor device in which an insulating film having a higher dielectric constant than that of a silicon dioxide is used as a gate insulating film, and which operates at a high speed, and is excellent in short channel characteristics, and driving current, and in which the amount of metallic elements introduced into a silicon substrate is

10  
15  
20  
25  
30  
35  
40  
45  
50  
55  
60  
65  
70  
75  
80  
85  
90  
95  
100  
105  
110  
115  
120  
125  
130  
135  
140  
145  
150  
155  
160  
165  
170  
175  
180  
185  
190  
195  
200  
205  
210  
215  
220  
225  
230  
235  
240  
245  
250  
255  
260  
265  
270  
275  
280  
285  
290  
295  
300  
305  
310  
315  
320  
325  
330  
335  
340  
345  
350  
355  
360  
365  
370  
375  
380  
385  
390  
395  
400  
405  
410  
415  
420  
425  
430  
435  
440  
445  
450  
455  
460  
465  
470  
475  
480  
485  
490  
495  
500  
505  
510  
515  
520  
525  
530  
535  
540  
545  
550  
555  
560  
565  
570  
575  
580  
585  
590  
595  
600  
605  
610  
615  
620  
625  
630  
635  
640  
645  
650  
655  
660  
665  
670  
675  
680  
685  
690  
695  
700  
705  
710  
715  
720  
725  
730  
735  
740  
745  
750  
755  
760  
765  
770  
775  
780  
785  
790  
795  
800  
805  
810  
815  
820  
825  
830  
835  
840  
845  
850  
855  
860  
865  
870  
875  
880  
885  
890  
895  
900  
905  
910  
915  
920  
925  
930  
935  
940  
945  
950  
955  
960  
965  
970  
975  
980  
985  
990  
995  
1000  
1005  
1010  
1015  
1020  
1025  
1030  
1035  
1040  
1045  
1050  
1055  
1060  
1065  
1070  
1075  
1080  
1085  
1090  
1095  
1100  
1105  
1110  
1115  
1120  
1125  
1130  
1135  
1140  
1145  
1150  
1155  
1160  
1165  
1170  
1175  
1180  
1185  
1190  
1195  
1200  
1205  
1210  
1215  
1220  
1225  
1230  
1235  
1240  
1245  
1250  
1255  
1260  
1265  
1270  
1275  
1280  
1285  
1290  
1295  
1300  
1305  
1310  
1315  
1320  
1325  
1330  
1335  
1340  
1345  
1350  
1355  
1360  
1365  
1370  
1375  
1380  
1385  
1390  
1395  
1400  
1405  
1410  
1415  
1420  
1425  
1430  
1435  
1440  
1445  
1450  
1455  
1460  
1465  
1470  
1475  
1480  
1485  
1490  
1495  
1500  
1505  
1510  
1515  
1520  
1525  
1530  
1535  
1540  
1545  
1550  
1555  
1560  
1565  
1570  
1575  
1580  
1585  
1590  
1595  
1600  
1605  
1610  
1615  
1620  
1625  
1630  
1635  
1640  
1645  
1650  
1655  
1660  
1665  
1670  
1675  
1680  
1685  
1690  
1695  
1700  
1705  
1710  
1715  
1720  
1725  
1730  
1735  
1740  
1745  
1750  
1755  
1760  
1765  
1770  
1775  
1780  
1785  
1790  
1795  
1800  
1805  
1810  
1815  
1820  
1825  
1830  
1835  
1840  
1845  
1850  
1855  
1860  
1865  
1870  
1875  
1880  
1885  
1890  
1895  
1900  
1905  
1910  
1915  
1920  
1925  
1930  
1935  
1940  
1945  
1950  
1955  
1960  
1965  
1970  
1975  
1980  
1985  
1990  
1995  
2000  
2005  
2010  
2015  
2020  
2025  
2030  
2035  
2040  
2045  
2050  
2055  
2060  
2065  
2070  
2075  
2080  
2085  
2090  
2095  
2100  
2105  
2110  
2115  
2120  
2125  
2130  
2135  
2140  
2145  
2150  
2155  
2160  
2165  
2170  
2175  
2180  
2185  
2190  
2195  
2200  
2205  
2210  
2215  
2220  
2225  
2230  
2235  
2240  
2245  
2250  
2255  
2260  
2265  
2270  
2275  
2280  
2285  
2290  
2295  
2300  
2305  
2310  
2315  
2320  
2325  
2330  
2335  
2340  
2345  
2350  
2355  
2360  
2365  
2370  
2375  
2380  
2385  
2390  
2395  
2400  
2405  
2410  
2415  
2420  
2425  
2430  
2435  
2440  
2445  
2450  
2455  
2460  
2465  
2470  
2475  
2480  
2485  
2490  
2495  
2500  
2505  
2510  
2515  
2520  
2525  
2530  
2535  
2540  
2545  
2550  
2555  
2560  
2565  
2570  
2575  
2580  
2585  
2590  
2595  
2600  
2605  
2610  
2615  
2620  
2625  
2630  
2635  
2640  
2645  
2650  
2655  
2660  
2665  
2670  
2675  
2680  
2685  
2690  
2695  
2700  
2705  
2710  
2715  
2720  
2725  
2730  
2735  
2740  
2745  
2750  
2755  
2760  
2765  
2770  
2775  
2780  
2785  
2790  
2795  
2800  
2805  
2810  
2815  
2820  
2825  
2830  
2835  
2840  
2845  
2850  
2855  
2860  
2865  
2870  
2875  
2880  
2885  
2890  
2895  
2900  
2905  
2910  
2915  
2920  
2925  
2930  
2935  
2940  
2945  
2950  
2955  
2960  
2965  
2970  
2975  
2980  
2985  
2990  
2995  
3000  
3005  
3010  
3015  
3020  
3025  
3030  
3035  
3040  
3045  
3050  
3055  
3060  
3065  
3070  
3075  
3080  
3085  
3090  
3095  
3100  
3105  
3110  
3115  
3120  
3125  
3130  
3135  
3140  
3145  
3150  
3155  
3160  
3165  
3170  
3175  
3180  
3185  
3190  
3195  
3200  
3205  
3210  
3215  
3220  
3225  
3230  
3235  
3240  
3245  
3250  
3255  
3260  
3265  
3270  
3275  
3280  
3285  
3290  
3295  
3300  
3305  
3310  
3315  
3320  
3325  
3330  
3335  
3340  
3345  
3350  
3355  
3360  
3365  
3370  
3375  
3380  
3385  
3390  
3395  
3400  
3405  
3410  
3415  
3420  
3425  
3430  
3435  
3440  
3445  
3450  
3455  
3460  
3465  
3470  
3475  
3480  
3485  
3490  
3495  
3500  
3505  
3510  
3515  
3520  
3525  
3530  
3535  
3540  
3545  
3550  
3555  
3560  
3565  
3570  
3575  
3580  
3585  
3590  
3595  
3600  
3605  
3610  
3615  
3620  
3625  
3630  
3635  
3640  
3645  
3650  
3655  
3660  
3665  
3670  
3675  
3680  
3685  
3690  
3695  
3700  
3705  
3710  
3715  
3720  
3725  
3730  
3735  
3740  
3745  
3750  
3755  
3760  
3765  
3770  
3775  
3780  
3785  
3790  
3795  
3800  
3805  
3810  
3815  
3820  
3825  
3830  
3835  
3840  
3845  
3850  
3855  
3860  
3865  
3870  
3875  
3880  
3885  
3890  
3895  
3900  
3905  
3910  
3915  
3920  
3925  
3930  
3935  
3940  
3945  
3950  
3955  
3960  
3965  
3970  
3975  
3980  
3985  
3990  
3995  
4000  
4005  
4010  
4015  
4020  
4025  
4030  
4035  
4040  
4045  
4050  
4055  
4060  
4065  
4070  
4075  
4080  
4085  
4090  
4095  
4100  
4105  
4110  
4115  
4120  
4125  
4130  
4135  
4140  
4145  
4150  
4155  
4160  
4165  
4170  
4175  
4180  
4185  
4190  
4195  
4200  
4205  
4210  
4215  
4220  
4225  
4230  
4235  
4240  
4245  
4250  
4255  
4260  
4265  
4270  
4275  
4280  
4285  
4290  
4295  
4300  
4305  
4310  
4315  
4320  
4325  
4330  
4335  
4340  
4345  
4350  
4355  
4360  
4365  
4370  
4375  
4380  
4385  
4390  
4395  
4400  
4405  
4410  
4415  
4420  
4425  
4430  
4435  
4440  
4445  
4450  
4455  
4460  
4465  
4470  
4475  
4480  
4485  
4490  
4495  
4500  
4505  
4510  
4515  
4520  
4525  
4530  
4535  
4540  
4545  
4550  
4555  
4560  
4565  
4570  
4575  
4580  
4585  
4590  
4595  
4600  
4605  
4610  
4615  
4620  
4625  
4630  
4635  
4640  
4645  
4650  
4655  
4660  
4665  
4670  
4675  
4680  
4685  
4690  
4695  
4700  
4705  
4710  
4715  
4720  
4725  
4730  
4735  
4740  
4745  
4750  
4755  
4760  
4765  
4770  
4775  
4780  
4785  
4790  
4795  
4800  
4805  
4810  
4815  
4820  
4825  
4830  
4835  
4840  
4845  
4850  
4855  
4860  
4865  
4870  
4875  
4880  
4885  
4890  
4895  
4900  
4905  
4910  
4915  
4920  
4925  
4930  
4935  
4940  
4945  
4950  
4955  
4960  
4965  
4970  
4975  
4980  
4985  
4990  
4995  
5000  
5005  
5010  
5015  
5020  
5025  
5030  
5035  
5040  
5045  
5050  
5055  
5060  
5065  
5070  
5075  
5080  
5085  
5090  
5095  
5100  
5105  
5110  
5115  
5120  
5125  
5130  
5135  
5140  
5145  
5150  
5155  
5160  
5165  
5170  
5175  
5180  
5185  
5190  
5195  
5200  
5205  
5210  
5215  
5220  
5225  
5230  
5235  
5240  
5245  
5250  
5255  
5260  
5265  
5270  
5275  
5280  
5285  
5290  
5295  
5300  
5305  
5310  
5315  
5320  
5325  
5330  
5335  
5340  
5345  
5350  
5355  
5360  
5365  
5370  
5375  
5380  
5385  
5390  
5395  
5400  
5405  
5410  
5415  
5420  
5425  
5430  
5435  
5440  
5445  
5450  
5455  
5460  
5465  
5470  
5475  
5480  
5485  
5490  
5495  
5500  
5505  
5510  
5515  
5520  
5525  
5530  
5535  
5540  
5545  
5550  
5555  
5560  
5565  
5570  
5575  
5580  
5585  
5590  
5595  
5600  
5605  
5610  
5615  
5620  
5625  
5630  
5635  
5640  
5645  
5650  
5655  
5660  
5665  
5670  
5675  
5680  
5685  
5690  
5695  
5700  
5705  
5710  
5715  
5720  
5725  
5730  
5735  
5740  
5745  
5750  
5755  
5760  
5765  
5770  
5775  
5780  
5785  
5790  
5795  
5800  
5805  
5810  
5815  
5820  
5825  
5830  
5835  
5840  
5845  
5850  
5855  
5860  
5865  
5870  
5875  
5880  
5885  
5890  
5895  
5900  
5905  
5910  
5915  
5920  
5925  
5930  
5935  
5940  
5945  
5950  
5955  
5960  
5965  
5970  
5975  
5980  
5985  
5990  
5995  
6000  
6005  
6010  
6015  
6020  
6025  
6030  
6035  
6040  
6045  
6050  
6055  
6060  
6065  
6070  
6075  
6080  
6085  
6090  
6095  
6100  
6105  
6110  
6115  
6120  
6125  
6130  
6135  
6140  
6145  
6150  
6155  
6160  
6165  
6170  
6175  
6180  
6185  
6190  
6195  
6200  
6205  
6210  
6215  
6220  
6225  
6230  
6235  
6240  
6245  
6250  
6255  
6260  
6265  
6270  
6275  
6280  
6285  
6290  
6295  
6300  
6305  
6310  
6315  
6320  
6325  
6330  
6335  
6340  
6345  
6350  
6355  
6360  
6365  
6370  
6375  
6380  
6385  
6390  
6395  
6400  
6405  
6410  
6415  
6420  
6425  
6430  
6435  
6440  
6445  
6450  
6455  
6460  
6465  
6470  
6475  
6480  
6485  
6490  
6495  
6500  
6505  
6510  
6515  
6520  
6525  
6530  
6535  
6540  
6545  
6550  
6555  
6560  
6565  
6570  
6575  
6580  
6585  
6590  
6595  
6600  
6605  
6610  
6615  
6620  
6625  
6630  
6635  
6640  
6645  
6650  
6655  
6660  
6665  
6670  
6675  
6680  
6685  
6690  
6695  
6700  
6705  
6710  
6715  
6720  
6725  
6730  
6735  
6740  
6745  
6750  
6755  
6760  
6765  
6770  
6775  
6780  
6785  
6790  
6795  
6800  
6805  
6810  
6815  
6820  
6825  
6830  
6835  
6840  
6845  
6850  
6855  
6860  
6865  
6870  
6875  
6880  
6885  
6890  
6895  
6900  
6905  
6910  
6915  
6920  
6925  
6930  
6935  
6940  
6945  
6950  
6955  
6960  
6965  
6970  
6975  
6980  
6985  
6990  
6995  
7000  
7005  
7010  
7015  
7020  
7025  
7030  
7035  
7040  
7045  
7050  
7055  
7060  
7065  
7070  
7075  
7080  
7085  
7090  
7095  
7100  
7105  
7110  
7115  
7120  
7125  
7130  
7135  
7140  
7145  
7150  
7155  
7160  
7165  
7170  
7175  
7180  
7185  
7190  
7195  
7200  
7205  
7210  
7215  
7220  
7225  
7230  
7235  
7240  
7245  
7250  
7255  
7260  
7265  
7270  
7275  
7280  
7285  
7290  
7295  
7300  
7305  
7310  
7315  
7320  
7325  
7330  
7335  
7340  
7345  
7350  
7355  
7360  
7365  
7370  
7375  
7380  
7385  
7390  
7395  
7400  
7405  
7410  
7415  
7420  
7425  
7430  
7435  
7440  
7445  
7450  
7455  
7460  
7465  
7470  
7475  
7480  
7485  
7490  
7495  
7500  
7505  
7510  
7515  
7520  
7525  
7530  
7535  
7540  
7545  
7550  
7555  
7560  
7565  
7570  
7575  
7580  
7585  
7590  
7595  
7600  
7605  
7610  
7615  
7620  
7625  
7630  
7635  
7640  
7645  
7650  
7655  
7660  
7665  
7670  
7675  
7680  
7685  
7690  
7695  
7700  
7705  
7710  
7715  
7720  
7725  
7730  
7735  
7740  
7745  
7750  
7755  
7760  
7765  
7770  
7775  
7780  
7785  
7790  
7795  
7800  
7805  
7810  
7815  
7820  
7825  
7830  
7835  
7840  
7845  
7850  
7855  
7860  
7865  
7870  
7875  
7880  
7885  
7890  
7895  
7900  
7905  
7910  
7915  
7920  
7925  
7930  
7935  
7940  
7945  
7950  
7955  
7960  
7965  
7970  
7975  
7980  
7985  
7990  
7995  
8000  
8005  
8010  
8015  
8020  
8025  
8030  
8035  
8040  
8045  
8050  
8055  
8060  
8065  
8070  
8075  
8080  
8085  
8090  
8095  
8100  
8105  
8110  
8115  
8120  
8125  
8130  
8135  
8140  
8145  
8150  
8155  
8160  
8165  
8170  
8175  
8180  
8185  
8190  
8195  
8200  
8205  
8210  
8215  
8220  
8225  
8230  
8235  
8240  
8245  
8250  
8255  
8260  
8265  
8270  
8275  
8280  
8285  
8290  
8295  
8300  
8305  
8310  
8315  
8320  
8325  
8330  
8335  
8340  
8345  
8350  
8355  
8360  
8365  
8370  
8375  
8380  
8385  
8390  
8395  
8400  
8405  
8410  
8415  
8420  
8425  
8430  
8435  
8440  
8445  
8450  
8455  
8460  
8465  
8470  
8475  
8480  
8485  
8490  
8495  
8500  
8505  
8510  
8515  
8520  
8525  
8530  
8535  
8540  
8545  
8550  
8555  
8560  
8565  
8570  
8575  
8580  
8585  
8590  
8595  
8600  
8605  
8610  
8615  
8620  
8625  
8630  
8635  
8640  
8645  
8650  
8655  
8660  
8665  
8670  
8675  
8680  
8685  
8690  
8695  
8700  
8705  
8710  
8715  
8720  
8725  
8730  
8735  
8740  
8745  
8750  
8755  
8760  
8765  
8770  
8775  
8780  
8785  
8790  
8795  
8800  
8805  
8810  
8815  
8820  
8825  
8830  
8835  
8840  
8845  
8850  
8855  
8860  
8865  
8870  
8875  
8880  
8885  
8890  
8895  
8900  
8905  
8910  
8915  
8920  
8925  
8930  
8935  
8940  
8945  
8950  
8955  
8960  
8965  
8970  
8975  
8980  
8985  
8990  
8995  
9000  
9005  
9010  
9015  
9020  
9025  
9030  
9035  
9040  
9045  
9050  
9055  
9060  
9065  
9070  
9075  
9080  
9085  
9090  
9095  
9100  
9105  
9110  
9115  
9120  
9125  
9130  
9135  
9140  
9145  
9150  
9155  
9160  
9165  
9170  
9175  
9180  
9185  
9190  
9195  
9200  
9

small.

In order to attain the first object, a semiconductor device according to one aspect of the present invention has a field effect transistor which includes a semiconductor substrate, a gate insulating film on the semiconductor substrate, and a gate electrode disposed via the gate insulating film on the semiconductor substrate, wherein the gate insulating film is an insulating film having a higher dielectric constant than that of a silicon dioxide film, the end portions in the gate length direction of the gate insulating film are positioned inwardly from the respective end portions on the source side and on the drain side of the gate electrode, and the end portions of the gate insulating film are positioned in a region in which the gate electrode overlaps with a source region and a drain region in plan configuration.

Further, in order to attain the first object, a semiconductor device according to another aspect of the present invention has a field effect transistor which includes a semiconductor substrate, a gate insulating film on the semiconductor substrate, and a gate electrode disposed via the gate insulating film on the semiconductor substrate, wherein the gate insulating film is an insulating film having a higher dielectric constant than that of a silicon dioxide film, and the end portions in the gate length direction thereof are positioned inwardly from the respective end portions on the

source side and on the drain side of the gate electrode, and a source region and a drain region of the field effect transistor extend into the underlying portion of the gate insulating film.

In either of the semiconductor devices, the end portions of the gate insulating film are respectively the end portions of the site which is largest in thickness. In other words, when the gate insulating film is made of a plurality of layers, and the positions of respective end portions thereof differ from one another, the inside between the portions positioned most inwardly from the end portions of the gate electrode corresponds to the thickest site of the gate insulating film. Accordingly, the portions are respectively the end portions of the gate insulating film. Further, even when the end portions of the gate insulating film are not perpendicular to the substrate, the portions positioned most inwardly from the end portions of the gate electrode are respectively the end portions thereof.

It is preferable that the end portions in the gate length direction of the gate insulating film are positioned inwardly from the respective end portions on the source side and on the drain side of the gate electrode by 15 nm to 25 nm, respectively. It is preferable that as the gate insulating film, the oxide, the oxynitride, the silicate compound, or the like of at least one metal selected from the group consisting of titanium, tantalum, hafnium, zirconium, aluminium, lanthanum, and

THE DOCUMENT IS A SCANNED COPY

strontium is used. Herein, the silicate compound is defined as a compound having a structure in which the oxide of the metal is contained in the dioxide of silicon ( $\text{SiO}_2$ ). Further, the dielectric constant of the gate insulating film is preferably up to about 300. The reason for this is as follows: if it exceeds 300, the film thickness of the gate insulating film becomes too large.

When the gate insulating film is made of a plurality of layers, it is possible to adopt a laminated structure in which a layer comprising the oxide of at least one metal selected from the group consisting of titanium, tantalum, hafnium, zirconium, aluminium, lanthanum, and strontium, and under this layer, a layer comprising the silicate compound of the metal are provided.

It is preferable that the source region and the drain region do not contain the metal contained in the insulating film, or contain the metal in a concentration of  $10^{11}$  atom/cm<sup>2</sup> or less. The gate electrode is preferably a metal selected from at least one selected from the group consisting of tungsten, titanium, and molybdenum, or a nitride thereof or a silicide thereof.

Further, in order to attain the second object, a method for manufacturing a semiconductor device according to one aspect of the present invention, includes the steps of: forming an insulating film having a higher dielectric constant than that

of a silicon dioxide film on a semiconductor substrate, and forming a conductive film on the insulating film; processing the conductive film into a gate electrode; removing the insulating film having a higher dielectric constant so that  
5 the part underlying the gate electrode is left, and the end portions of the residual part are positioned inwardly of the end portion on the side on which a source region is to be formed and the end portion on the side on which a drain region is to be formed of the gate electrode, and thereby allowing the  
10 residual part to serve as a gate insulating film; forming a second insulating film having a lower dielectric constant than that of the gate insulating film at least laterally in the gate length direction of the gate electrode, and on the semiconductor substrate; and implanting a dopant into the  
15 substrate through the second insulating film by an ion implantation method to form the source region and the drain region, and allowing the source region and the drain region to extend into the underlying portion of the gate insulating film.

Still further, in order to attain the second object, a  
20 method for manufacturing a semiconductor device according to another aspect of the present invention includes the steps of: forming a first insulating film having a higher dielectric constant than that of a silicon dioxide film on a semiconductor substrate, forming a second insulating film having a higher  
25

A000555-A000556-A000557

dielectric constant than that of the first insulating film on  
the first insulating film, and forming a conductive film on  
the second insulating film; processing the conductive film into  
a gate electrode; removing the second insulating film so that  
5 the part underlying the gate electrode is left, and the end  
portions of the residual part are positioned inwardly of the  
end portion on the side on which a source region is to be formed  
and the end portion on the side on which a drain region is to  
be formed of the gate electrode, and thereby allowing the  
10 residual part to serve as a gate insulating film; and implanting  
a dopant into the substrate through the first insulating film  
by an ion implantation method to form the source region and  
the drain region, and allowing the source region and the drain  
region to extend into the underlying portion of the gate  
15 insulating film.

It is preferable that the insulating film having a higher  
dielectric constant is formed in amorphous state, and the  
removal of the insulating film having a higher dielectric  
constant is partially performed by dry etching, and then  
20 further performed by wet etching. Further, it is preferable  
that the insulating film having a higher dielectric constant  
is crystallized after wet etching. Still further, the removal  
of the insulating film having a higher dielectric constant is  
performed such that the end portions of the residual part are  
25 positioned inwardly from the respective end portions on the

source region side and on the drain region side of the gate electrode by 15 nm to 25 nm, respectively. The residual part serves as the gate insulating film, and hence each of the end portions thereof has the same meaning as that of each of the 5 end portions of the gate insulating film described above.

The implantation of the dopant can be performed by an oblique ion implantation method. The materials for the gate insulating film and the materials for the gate electrode are the same as described above. Further, it is possible that the 10 gate electrode is a polysilicon, and a plurality of the gate electrodes have mutually different work functions by using different substances for the ion implantation from one gate electrode to another. The preferred materials and the like of the gate insulating film and the gate electrode are the same 15 as described above.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1A to 1D are views showing the manufacturing process of a semiconductor device of Example 1 of the present invention;

20 FIGS. 2A to 2C are views showing the manufacturing process of the semiconductor device of Example 1 of the present invention;

FIGS. 3A to 3C are views showing the manufacturing process of a semiconductor device of Example 2 of the present invention;

25 FIGS. 4A and 4B are views showing the manufacturing

process of the semiconductor device of Example 2 of the present invention;

FIG. 5 is a diagram showing the relationship between the equivalent thickness and the impurity concentration of a gate insulating film in the channel direction for illustrating the present invention;

FIGS. 6A to 6C are views showing the manufacturing process of a semiconductor device of Example 3 of the present invention; and

FIGS. 7A to 7C are views showing the manufacturing process of the semiconductor device of Example 3 of the present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

##### (Example 1)

Below, an example of the present invention will be described by reference to FIGS. 1A to 1D, and FIGS. 2A to 2C. In a silicon substrate 101 in which a desired impurity profile of a P-, and N-well structure, or the like has been previously formed, a channel-embedded type element isolation region structure 102 is formed by a known technology. Thereafter, the silicon substrate surface is washed, and further, an oxide film on the silicon substrate surface is removed. Subsequently, a titanium oxide 103 which is a high dielectric constant insulating film having a higher dielectric constant than that

TOP SECRET//EYES ONLY

of a silicon dioxide film, a metal film serving as a gate electrode 104, and a silicon dioxide film 105 which serves as a mask for gate processing are successively formed, resulting in the structure shown in FIG. 1A. The titanium oxide has been  
5 formed by a CVD process. At this process, it has been deposited in amorphous state by controlling the formation temperature and the like. Further, as the metal film serving as the gate electrode, there has been used a film formed by depositing a tungsten film with a sputtering method.

10 Then, the silicon dioxide film 105 and the tungsten film are processed by using conventional lithography and dry etching technologies to form the gate electrode 104. At this step, a part of the titanium oxide film 103 has been also etched due to the characteristics of dry etching. In consequence, the top thereof has been etched inwardly from the end portions in the gate length direction of the gate electrode 104 to obtain the  
15 structure of FIG. 1B. At this step, it is so configured that the end portions of the top of the titanium oxide film 103 are positioned inwardly from the respective end portions of the  
20 gate electrode 104 by about 15 to 25 nm, respectively. In other words, the gate insulating film exhibits a large action at the thickest site thereof, so that the end portions of this site may be placed at the position described above.

It is also acceptable that dry etching is performed by  
25 changing the previously used etching gas into a gas for etching

the titanium oxide. However, it is more preferable that the titanium oxide film 103 is removed by wet etching in order to prevent damage to the substrate. In this step, the titanium oxide film 103 has been etched with a mixed solution of hydrofluoric acid, nitric acid, and acetic acid, resulting in the structure shown in FIG. 1C. Incidentally, our study proves as follows. Namely, when the metal oxide film has been crystallized, the wet etching rate becomes extremely low.

Therefore, the film is formed in amorphous state at the time of film deposition as described above. Then, after the formation of the structure of FIG. 1C, the deposited film is crystallized by a heat treatment. This process is easier from the viewpoint of the process. Subsequently, a thin silicon dioxide film 106 has been formed by a CVD process (FIG. 1D).

Further, a source / drain region 107 is formed by an ion implantation method and annealing. In this step, it is essential in improving the device characteristics that the boundary between the source / drain region 107 and the channel region underlies the region in which the titanium oxide film 103 which is a high dielectric constant insulating film exists (FIG. 2A).

Further, an interlayer insulating film 108 ensuring a relatively high dry etching rate has been deposited by a plasma CVD process, and then the contact region has been patterned with a photoresist 109 by using a lithography process (FIG.

2B). A contact is formed by using the photoresist 109. By using a difference in etching rate between the interlayer insulating film 108 and the silicon dioxide film 106, it is possible to form a contact hole on the source / drain region 5 107 in a self-aligned manner.

Further, a metal film 110 serving as a wiring layer has been deposited thereon (FIG. 2C), and patterned to form a MISFET structure. The characteristics of the MISFET of this structure have been evaluated. As a result, it has been shown that the MISFET has good device characteristics. Further, it has been also shown that the concentration of the metal constituting the high dielectric constant insulating film contained in the source / drain region 107, i.e., titanium is  $10^{11}$  atom/cm<sup>2</sup> or less.

Incidentally, in this example, a titanium oxide is used as the high dielectric constant insulating film. However, even when the oxide or the oxynitride of at least one metal selected from the group consisting of titanium, tantalum, hafnium, zirconium, aluminium, lanthanum, and strontium is used, it is possible to obtain the same effect. Further, even when a silicate compound obtained from CVD using the organic metal compound of the aforesaid metal (a plurality of metals are also acceptable), an organic Si compound, and oxygen as a source gas is used, it is possible to obtain the same effect. The 10 15 20 25 silicate compound comprises titanium-Si-oxygen when titanium

TOP SECRET - EYES ONLY

has been used as the metal.

Further, tungsten is used as the gate electrode. However, even when titanium, molybdenum, or a nitride thereof or a silicide thereof is used, it is possible to obtain the same  
5 effect.

With this semiconductor device, if the insulating film having a high dielectric constant is present on the region in which the channel region and the source and drain regions continuous with the channel region overlap with the gate electrode, it is possible to increase the amount of induced charge flowing through the channel region. On the other hand, a high electric field occurs between the gate edges and the source and the drain. Therefore, such a configuration has been adopted that an insulating film having a relatively low dielectric constant such as a silicon dioxide film is disposed at this site. This configuration is effective for reducing the fringe capacitance.  
10  
15

(Example 2)

Next, a second example of the present invention will be  
20 described by reference to FIGS. 3A to 3D, and FIGS. 4A and 4B. In a silicon substrate 201 in which a desired impurity profile has been previously formed, a channel-embedded type element isolation region structure 202 is formed in the same manner as in Example 1. Thereafter, the silicon substrate surface is  
25 washed, and further, an oxide film on the silicon substrate

surface is removed. Subsequently, a high dielectric constant insulating film having a higher dielectric constant than that of a silicon dioxide film is formed. Herein, the high dielectric constant insulating film has been formed by a plasma CVD process. At this process, zirconium oxide has been used as the high dielectric constant material. The insulating film formed in this case is so configured that a so-called silicate film 203 comprising zirconium-silicon-oxygen having a relatively low dielectric constant (to about 10) is formed on the substrate, and a zirconium oxide 204 is formed thereon. In consequence, it becomes an insulating film of a laminated structure. A tungsten film serving as a gate electrode 205, and a silicon dioxide film 206 serving as a mask for gate processing have been successively formed thereon, resulting in the structure shown in FIG. 3A.

Thereafter, the silicon dioxide film 206 and the tungsten film are processed by using conventional lithography and dry etching technologies to form the gate electrode 205. Further, dry etching is performed by changing the previously used etching gas into a gas for etching the zirconium oxide 204. In consequence, the silicate film 203 is selectively left to obtain the structure of FIG. 3B. Herein, the silicate film 203 is roughly identical in physical properties with the silicon dioxide. Accordingly, it is possible to increase the difference in etching rate with the zirconium oxide film for

dry etching, which is advantageous for obtaining the structure of FIG. 3B. Further, the zirconium oxide 204 has been so configured that each end portions thereof are positioned inwardly from the respective end portions in the gate length 5 direction of the gate electrode by about 15 to 25 nm, respectively.

Subsequently, source / drain region 207 is formed by an ion implantation method and annealing. In this step, it is essential in improving the device characteristics that the boundary between the source / drain region 207 and the channel region is allowed to underlie the region in which the zirconium oxide film 204 exists by controlling the ion implantation conditions and the annealing conditions (FIG. 3C). 10

Incidentally, the concentration of zirconium in the silicate film 203 is several percent, and the amount of zirconium atoms knocked on into the substrate is about  $10^{11}$  atom/cm<sup>2</sup>. Thus, it is possible to reduce the amount down to 15 10 % or less of the amount in the case of the ion implantation through a zirconium oxide film. Therefore, in this step, intentionally, the through film for ion implantation used in 20 Example 1 is not used.

Further, an interlayer insulating film 208 ensuring a relatively high dry etching rate has been deposited by a plasma CVD process, and then the contact region has been patterned 25 with a photoresist 209 by using a lithography process (FIG.

4A). A contact has been formed by using the photoresist 209 as a mask, and a metal film 210 serving as a wiring layer has been deposited thereon (FIG. 4B), and patterned to form a MISFET structure.

5       Herein, FIG. 5 shows the relationship between the equivalent thickness (the insulating film thickness in terms of the dielectric constant of the silicon dioxide film) and the impurity concentration of the gate insulating film in the channel direction. Thus, it is possible to sufficiently 10 perform the induction of charge, and increase the channel current due to the fact that the site with a small equivalent thickness overlies the source / drain region connected to the channel region. On the other hand, by increasing the equivalent thickness on a region other than the aforesaid 15 region, it is possible to resultantly improve the operation speed of the device without increasing the fringe capacitance.

The characteristics of the MISFET of this structure have been evaluated. As a result, it has been shown that the MISFET has good device characteristics.

20       Incidentally, in this example, zirconium oxide is used as the high dielectric constant insulating film. However, even when the oxide or the oxynitride of at least one metal selected from the group consisting of titanium, tantalum, hafnium, zirconium, aluminium, lanthanum, and strontium is used, it is 25 possible to obtain the same effect.

Further, for the gate electrode, tungsten is used. However, even when titanium, molybdenum, or a nitride or silicide thereof is used, it is possible to obtain the same effect.

5 (Example 3)

Further, a third example of the present invention will be described by reference to FIGS. 6A to 6C, and FIGS. 7A to 10 7C. In this example, a plurality of MISFETs are formed, and both of P-type channel and N-type channel MISFETs are formed. Therefore, a polysilicon is used for the gate electrode material. A P-, or B-doped polysilicon is used as a gate 15 electrode according to a MISFET, so that the work function varies from one gate electrode to another .

In a silicon substrate 301 in which a desired impurity profile has been previously formed, a channel-embedded type element isolation region structure 302 is formed in the same manner as in Example 1. Thereafter, the silicon substrate surface is washed, and further, an oxide film on the silicon substrate surface is removed. Subsequently, a high dielectric constant insulating film having a higher dielectric constant than that of a silicon dioxide film is formed. Herein, the high dielectric constant insulating film has been formed by a plasma CVD process. At this process, a zirconium oxide has been used as the high dielectric constant material. The insulating film 20 25 formed in this case is so configured that a so-called silicate

COPYRIGHT © 2001, FUJI PHOTO FILM CO., LTD.

film 303 comprising zirconium-silicon-oxygen having a relatively low dielectric constant(to about 10) is formed on the substrate, and a zirconium oxide 304 is formed thereon. In consequence, it becomes an insulating film of a laminated 5 structure. A polysilicon film serving as a gate electrode 305 is formed thereon as described above, and P or B is introduced thereinto by the ion implantation method. An appropriate annealing is performed, and then, a silicon dioxide film 306 serving as a mask for gate processing is successively formed, resulting in the structure shown in FIG. 6A.

10

15

20

25

Thereafter, the silicon dioxide film 306 and the P-, or B-doped polysilicon film are processed by using conventional lithography and dry etching technologies to form the gate electrode 305. Further, dry etching is performed by changing the previously used etching gas into a gas for etching the zirconium oxide 304. In consequence, the silicate film 303 is selectively left to obtain the same structure as that of FIG. 3B shown in the second example. Subsequently, by using a wet etching technology with a hydrofluoric acid, the silicate film 303 is removed so that the portion of the silicate film 303 underlying the gate electrode is partly left, resulting in the structure of FIG. 6B. Herein, the silicate film 303 has been so configured that the end portions thereof are positioned inwardly from the respective end portions in the gate length direction of the gate electrode 305 by about 15 to 25 nm,

respectively.

Thereafter, a silicon dioxide film 307 is formed as a through film for ion implantation by the CVD method. The profile is shown in FIG. 6C. Herein, the diffusion layer serving as source / drain is made shallow in order to improve the short channel characteristics. To that end, the implantation energy for ion implantation is also set at a small value, i.e., 2 KeV. For that reason, the thickness of the through film is also set at a small value, i.e., 5 nm. Therefore, as shown in FIG. 6C, the gate electrode side is so configured as to have a depression of about 10 to 20 nm in the underlying portion of the gate electrode even after the formation of the through film.

Herein, in order to form a shallow diffusion layer, and cause overlap between the source / drain region and the region having a very small equivalent thickness, an oblique ion implantation technique is used in this example. In this step, by setting the implantation angle at 30 degrees, the source / drain region is allowed to reach the region with a small equivalent thickness underlying the gate.

The source / drain region has been formed as shown in FIG. 7A by the oblique ion implantation method and annealing. In order to advantageously cause overlap between the source / drain region and the site of the gate insulating film, having a very small equivalent thickness in this manner, the control

of the depression in the gate sidewall portion described above is also an effective means. Further, it has been shown that the concentration of the metal constituting the high dielectric constant insulating film, i.e., zirconium contained in the 5 source / drain region is  $10^{11}$  atom/cm<sup>2</sup> or less.

Further, an interlayer insulating film 308 ensuring a relatively high dry etching rate has been deposited by a plasma CVD process, and then the contact region has been patterned with a photoresist 309 by using a lithography process (FIG. 10 7B). A contact has been formed by using the photoresist 309 as a mask, and a metal film 310 serving as a wiring layer has been deposited thereon (FIG. 7C), and patterned to form a MISFET structure. Incidentally, in this step, a contact hole is formed in a self-aligned manner by using a difference in dry 15 etching rate between the interlayer insulating film 308 and the silicon dioxide film 307 which is a through film in the same manner as in the first example.

The characteristics of the MISFET of this structure have been evaluated. As a result, it has been shown that the MISFET 20 has good device characteristics, i.e., it is excellent in short channel characteristics, and driving current.

Incidentally, in this example, a zirconium oxide is used as the high dielectric constant insulating film. However, even when the oxide or the oxynitride of at least one metal selected 25 from the group consisting of titanium, tantalum, hafnium,

zirconium, aluminium, lanthanum, and strontium is used, it is possible to obtain the same effect.

Further, for the gate electrode, tungsten is used. However, even when titanium, molybdenum, or a nitride or 5 silicide thereof is used, it is possible to obtain the same effect.

According to the present invention, it is possible to increase the speed of a MISFET device. Further, it is possible to avoid the contamination of a silicon substrate due to the incorporation of a metallic element thereinto, and an increase 10 in fringe capacitance.

NOTICE OF RELATED APPLICATION